DAQ Update Test of all ADC boards

Chao Peng, Xuefei Yan

Duke University

08/08/2014

Test crate setup

- A test crate is successfully built
 - It can load up to 10 1881M ADC boards
 - Trigger system is built based on the SFI and SFI AUX card at the back panel
 - A pulse generator is used as the trigger source
- Replay code is developed
 - It decodes the data file and store them channel by channel for each ADC board

Test results

- 29 ADC boards in total
 - #1 ~ #30 except #21, which is 1877 TDC board
- Pedestal of all the boards are recorded
- Board #18 and #20 are found problematic



Test Results

- Typical result, from #5
 - Horizontal axis: values in each channel (13 bit data, integer from 0 to 8191)
 - Vertical axis: Counts





Bad ADC board 18

 #18, channel 32 has no readout in 3 test runs in a row, others are normal



Bad ADC board 20

- #20, channel 32 has no readout in first 2 test runs. It gets data in the 3rd test run.
- All channels have a very wide (>20) pedestal





Summary and plan

- Summary
 - Most of the boards work, the width of pedestal for each channel is about 10, the center varies from 200 to 800
 - Board 18 has a bad channel, board 20 has a problematic channel and has a very wide pedestal
 - It will be good to replace these two boards
 - Detailed log for the test work is at <u>https://wiki.jlab.org/pcrewiki/index.php/Test</u>, the
 pedestal plots for all the boards and channels will be uploaded
- Plan
 - Test the other two crates, test other SFIs and CPUs, this will be done in this weekend
 - Get new Trigger Interface from Sergey, to use and test this new trigger electronics (it supports higher rates)