


FADC status update

Hanjie Liu
2017.10.10



ADC Data




Trigger Input



Time Line

|←Programmable Trigger Window→|
----- 100nS to 2uS -----


|←-----Programmable Latency (100nS to 8uS -----→|



FADC mode

1. Raw mode (mode 10)


threshold



2. Pulse integral mode (mode 9)

for each event:

- integral number
- time crossing the threshold
- pedestal






without filter



with filter




not use filter

Set threshold 0 and integral width equal to window width:


L.fs2.la[7]

L.fcer.a[5]

FADC



Run #15972




Run #15972


FastBus

Left arm S2 L-PMT ADCs 7

Left arm Cerenkov 5




Argon run #858



Run #15972

FADC record pedestal for every event





sum first (NPED+ 1) samples as pedestal sum





each event has its specific pedestal value

db




nped=4

nped=10




nped=15

nped=28




Run #130


ped width vs NPED




L.fs0.la_c



L.fs2.la_c[5]



L.fcer.a_c[5] {(th.evtypebits>>1)&1}



Run #138

problems:

- the scaled fadc signal peak is not aligned with FastBus;
- check if the splitter affect the scale factor between FastBus and FADC

