



Trigger Logic for 1 DAQ mode





X : in/output not used in trigger design

*T3 is regenerated from T1 and T2 on RHRS to save one connection cable




- Trigger logic can be either NIM or MLU or both with one output as control in scaler and TDC
- Some of the signals on the RHRS have to be delayed to be in time with LHRs triggers
- T1 – T3 LHRs triggers - similar for all experiments
- T4 – T6 RHRS triggers (single or coincidence triggers)

Trigger Logic for 2 DAQ mode





- Trigger logic can be either NIM or MLU or both with one output as control in scaler and TDC
- T1 – T3 LHRS single triggers
- T4 – T6 RHRS single triggers
- Single triggers are fed to the individual TS of the corresponding sides
- Using more triggers on the RHRS involves changing cables



————— NIM connection
 ECL connection on twisted pair
 - - - - - ECL on LEMO TWINAX connection

————— for 2 DAQ setup (MARATHON)
 ————— for 1 DAQ setup
 ————— for both setups

Flow of gates signals for both arms



Signals Exchange LHRS and RHRS

Necessary signal exchange:

- T1: NIM, fast timing
- T2: NIM, fast timing
- clock: NIM, could be slow timing
- Retiming signal: NIM, fast timing
- Scaler: ECL with LEMO TWINNAX connectors, could be slow timing
- Busy: ECL with LEMO TWINNAX connectors, fast timing
- L1A: ECL with LEMO TWINNAX connectors, fast timing
- Flatband RS485 connection TS to LHRS Fastbus crates



Available cables (found):

- 6 fast coax cables (230ns, Lemo connectors)
- 3 slower cables (don't know exact time, $\sim 0.75c$)
- 1 Flatband RS485 cable (not fully operational -> has to be tested)

Available? (not found):


- 2 cables with LEMO TWINNAX connectors

MLU Logic for 1 DAQ mode



- Some of the signals on the RHRS have to be delayed to be in time with LHRs triggers
- T1 – T3 LHRs triggers - similar for all experiments
- T4 – T6 RHRS triggers (single or coincidence triggers)

MLU Logic for 2 DAQ mode




- Some of the signals on the RHRs have to be delayed to be in time with LHRs triggers
- T1 – T3 LHRs triggers - similar for all experiments
- T4 – T6 RHRs triggers (single or coincidence triggers)







Next slides are not up to date!!!


27 June 2017

have to be modified for correct
setup




RHRS
TS, TM





LeCroy 4616



(Rack 3 Bot Crate Left)



- Unplugged
- Scaler 5 - input 10
- Scaler 5 - input 11

From SG_03 in TM module (Rack 3 Mid Crate)

FB input in TS





- Ch1 LHRS-RHRS
- Scaler 4 - Gate
- Scaler 5 - Gate
- Scaler 1 - Gate
- Scaler 3 - Ch1
- Sync/Gate/FB/MID
- Sync/Gate/FB/TOP

- From LeCroy 4616 Rack 3 Bot Crate - Ch 5
- From LeCroy 4616 Rack 3 Bot Crate - Ch 3
- From LeCroy 4616 Rack 3 Bot Crate - Ch 4

Busy from LHRS

RHRS
LeCroy 4616 (Left) & FIFO
(Rack 3, Bot Crate)
April 18, 2017

LeCroy 4616 (Rack 3 Bot Crate Right)



Going Downstairs

**RHRS
LeCroy 4616 (Right) & NIM-ECL
(Rack 3, Bot Crate)
April 18, 2017**

Downstairs ?
LeCroy 4616 ?

From TS (output 3)
From TM (TDC Gate)


FIFO Rack 3 Bot Crate Module 7
FIFO Rack 3 Bot Crate Module 8

Logic Unit
Logic Unit

Dual Gate Generator


Dual Gate Generator

FIFO Rack 3 Bot Crate Module 7



Logic Unit (just making copies)

Discriminator



- S0 & S2 → 1
- S0 & GC → 2
- S2 & GC → 3
- S0 & SH → 4
- S2 & SH → 5
- GC & SH → 6
- EDTM → 7
- CLOCK → 8
- From LeCroy 4616 Rack 3 Top Crate (BCM 3) [EMPTY] → 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- RT → 17
- [EMPTY] → 18
- [EMPTY] → 19
- [EMPTY] → 20

To TS

[TERMINATED]
[TERMINATED]
[TERMINATED]
RT
[EMPTY]
[EMPTY]
[EMPTY]

