

# Trigger Logic for 1 DAQ mode




- Trigger logic can be either NIM or MLU or both with one output as control in scaler and TDC
- Some of the signals on the RHRS have to be delayed to be in time with LHRS triggers
- T1 T3 LHRS triggers similar for all experiments
- T4 T6 RHRS triggers (single or concidence triggers)


# Trigger Logic for 2 DAQ mode



- Trigger logic can be either NIM or MLU or both with one output as control in scaler and TDC
- T1 T3 LHRS single triggers
- T4 T6 RHRS single triggers
- Single triggers are fed to the indivual TS of the corresponding sides
- Using more triggers on the RHRS involves changing cables



### Flow of gates signals for both arms



# Signals Exchange LHRS and RHRS

#### Necessary signal exchange:

- T1: NIM, fast timing
- T2: NIM, fast timing
- clock: NIM, could be slow timing
- Retiming signal: NIM, fast timing
- Scaler: ECL with LEMO TWINNAX connectors, could be slow timing
- Busy: ECL with LEMO TWINNAX connectors, fast timing
- L1A: ECL with LEMO TWINNAX connectors, fast timing
- Flatband RS485 connection TS to LHRS Fastbus crates


#### Available cables (found):

- 6 fast coax cables (230ns, Lemo connectors)
- 3 slower cables (don't know exact time, ~0.75c)
- 1 Flatband RS485 cable (not fully operational -> has to be tested)

#### Available? (not found):


2 cables with LEMO TWINNAX connectors

## MLU Logic for 1 DAQ mode



- Some of the signals on the RHRS have to be delayed to be in time with LHRS triggers
- T1 T3 LHRS triggers similar for all experiments
- T4 T6 RHRS triggers (single or concidence triggers)


## MLU Logic for 2 DAQ mode




- Some of the signals on the RHRS have to be delayed to be in time with LHRS triggers
- T1 T3 LHRS triggers similar for all experiments
- T4 T6 RHRS triggers (single or concidence triggers)

# Next slides are not up to date!!! 27 June 2017

have to be modified for correct setup





RHRS TS, TM





Quad Logic			
Ô	coinc. level	out	
Ö	$\bigcirc$	0	
Ó	veto	out	
Ô	Out	6	
	coinc. level	out	
Ö	$\bigcirc$	0	
Ó	veto	out	
Ö	Out	0	
Ô	coinc. level	out	
Ö	$\bigcirc$	0	
Ó	veto	out	
Ö	out	0	
Ô	coinc. level	out	
Ö	$\bigcirc$	0	
Ó	veto	out O	
Ö	out	0	


FIFO (Octal conf.)				
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	











Ô	coinc. level	out
Ö	$\bigcirc$	9
Ó	veto	out
Ò	Out	0
AO BO CO BO CO BO CO BO BO<	coinc. level	out O
Ô	$\bigcirc$	0
Ó	Veto O	Ö
Ò	Ŏ	0
Ô	coinc. level	out
Ö	$\bigcirc$	9
Ö	Veto	Ö
Ö Å	Out	6
Ô	coinc. level	out O
o o	$\bigcirc$	9
0	Veto O	out O
Ô	Ö	0