Difference between revisions of "EJFAT Group Meeting Jan. 6, 2022"
Jump to navigation
Jump to search
Line 39: | Line 39: | ||
#* Status of new bitfile for UDP-LB U280 FPGA | #* Status of new bitfile for UDP-LB U280 FPGA | ||
#* Status of Edge to Core Test Design | #* Status of Edge to Core Test Design | ||
− | #** CLARA Data Generation for UDP-LB | + | #** ERSAP / CLARA Data Generation for UDP-LB |
#** UDP-LB Meta Data Insertion / Packetizer | #** UDP-LB Meta Data Insertion / Packetizer | ||
#** UDP-LB Emulator | #** UDP-LB Emulator |
Revision as of 21:42, 3 January 2022
The meeting time is 11:00am.
Connection Info:
You can connect using ZoomGov Video conferencing (ID: 161 012 5238). (Click "Expand" to the right for details -->):
Meeting URL https://jlab-org.zoomgov.com/j/1610125238?pwd=QnEvcjV6VFFndWZsQW15SmJKU0RJZz09&from=addon Meeting ID 161 012 5238 Passcode 503371 Want to dial in from a phone? Dial one of the following numbers: US: +1 669 254 5252 or +1 646 828 7666 or +1 551 285 1373 or +1 669 216 1590 or 833 568 8864 (Toll Free) Enter the meeting ID and passcode followed by # Connecting from a room system? Dial: bjn.vc or 199.48.152.152 and enter your meeting ID & passcode
Agenda:
- Previous meeting
- Issues for Discussion:
- Status of P4 code update for packet checksum
- Status of new bitfile for UDP-LB U280 FPGA
- Status of Edge to Core Test Design
- ERSAP / CLARA Data Generation for UDP-LB
- UDP-LB Meta Data Insertion / Packetizer
- UDP-LB Emulator
- UDP-RE Source Data Protocol Termination / Reassembly
- Feature List for host side FPGA:
- Source Data protocol termination
- Direct DMA to GPU
- Transparent decompression / compression
- Status of PO for Edge to Core Test Equipment
- AOT