EPSCI Group Meeting Apr. 20, 2020
Jump to navigation
Jump to search
The meeting time is 10:00am.
Connection Info:
You can connect using BlueJeans Video conferencing (ID: 253 300 597). (Click "Expand" to the right for details -->):
Meeting URL https://bluejeans.com/253300597?src=join_info Meeting ID 253 300 597 Want to dial in from a phone? Dial one of the following numbers: +1.888.240.2560 (US Toll Free) (see all numbers - https://www.bluejeans.com/premium-numbers) Enter the meeting ID and passcode followed by # Connecting from a room system? Dial: bjn.vc or 199.48.152.152 and enter your meeting ID & passcode
Agenda:
- Previous meeting
- Software Licenses
- A.I. Hire
- DOE FOA
- SRO Activities
- YR meeting last Wed.
- Workshop May 13-15
- Invitation for JANA2
- Inquired about additional invitations
- https://www.jlab.org/indico/event/378/
- EPSCI SR0 meeting at 2pm (MS Teams)
- Ivica Fiscic - MIT postdoc working 50% EIC
- JANA2
- Talk at Marco's meeting Thurs.
- AOT
Minutes:
Attendees: David L.(chair), Carl T., Nathan B., Thomas B., Vardan G., Graham H.
AI Hire
- Hiring committee had first meeting last week
- A couple of potential candidates identified
- Process is at least moving
DOE FOA
- Significant progress (thanks largely to Thomas (and Megan for occupying Declan))
- Finishing up final draft which will may be done tomorrow COB
- Hope to submit on Friday
SRO
- Last week's YR meeting:
- Markus presented plan to match LHCb which does all data processing online
- Someone in EIC has done a calculation that indicates saving all data is feasible
- Not 100% clear how since detector is not fully designed yet
- Unlikely no one will ever ask for more data so designing to edge of ability seems unwise
- EIC postdoc Ivica Fiscic
- Originally discussed casually between Graham and Rik ~18 months ago
- Recently became (re)aware of arrangement to have 50% of an MIT postdoc work on SRO related EIC activities
- David and Doug H. met with Ivica and suggested he work on EIC simulation and AI modeling of trigger with eventual goal of implementing in FPGA.
JANA2