Revision history of "Discussion of: Development of FPGA based phase alignment logic for the high speed protocol in HEP Experiments"

Jump to navigation Jump to search

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

  • curprev 14:24, 1 February 2021‎ Davidl talk contribs‎ 459 bytes +459‎ Created page with " === David: === * "zillion" is not a real number * GBT ** Rad-hard ASIC + protocol using lots of error bits makes robust operation in radiation environment ** FPGA used for ot..."
Retrieved from "https://wiki.jlab.org/epsciwiki/index.php/Discussion_of:_Development_of_FPGA_based_phase_alignment_logic_for_the_high_speed_protocol_in_HEP_Experiments"