Discussion of: Development of FPGA based phase alignment logic for the high speed protocol in HEP Experiments

From epsciwiki
Revision as of 14:24, 1 February 2021 by Davidl (talk | contribs) (Created page with " === David: === * "zillion" is not a real number * GBT ** Rad-hard ASIC + protocol using lots of error bits makes robust operation in radiation environment ** FPGA used for ot...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

David:

  • "zillion" is not a real number
  • GBT
    • Rad-hard ASIC + protocol using lots of error bits makes robust operation in radiation environment
    • FPGA used for other end of optical link in non-radiation environment. Cheaper, OTS solution.
      • Does producing an ASIC once you have the design really cost that much compared to commercial FPGA?
    • Scrambler? ("diminishes the event of a long succession of continuous 1s or0s without extra overhead")