Difference between revisions of "EJFAT"
Jump to navigation
Jump to search
| Line 47: | Line 47: | ||
== Resources == | == Resources == | ||
| + | * [https://jeffersonlab.sharepoint.com/:b:/r/sites/SciComp/Shared%20Documents/EPSCI/EJFAT/u280_po_Signed_21-M0862%20-%20Avnet.pdf?csf=1&web=1&e=PmJfdu First FPGA PO] | ||
* [https://www.jlab.org TBD] | * [https://www.jlab.org TBD] | ||
Revision as of 14:23, 17 December 2021
Presentations/Papers
| date | presenter | Event | links |
|---|---|---|---|
| 2021-03-01 | G. Heyes | EJFAT Proposal | Word |
| 2021-10-21 | M. S. Goodrich | Div Brief | |
| 2021-11-05 | M. S. Goodrich | Canisius College | |
| 2021-12-03 | S. Sheldon | ESnet LB Tutorial | MP4 |
| 2021-12-10 | Y. Kumar | SRO iX |
Technical Design Overview
EJFAT Technical Design Overview
Proposed Edge to Core Test Equipment:
PR408549 : Requisition 1 of 2 : Statement of Work for Servers
Requisition 2 of 2: Statement of Work for Switches & Cables