Difference between revisions of "Tritium DAQ page F1VETROCmap"

From Tritium Experiments Group
Jump to navigation Jump to search
 
(2 intermediate revisions by the same user not shown)
Line 1: Line 1:
 
=  Channel maps for F1TDCs and VETROC =
 
=  Channel maps for F1TDCs and VETROC =
 +
 +
== Coincidence mode (e'p) Fall 18==
 +
 +
This are the configuration for (e'K) October 29 - November 21, 2018:
 +
 +
=== Right HRS ===
 +
 +
Configuration valid starting from run 111111 (October 30, 2018):
 +
 +
{| border="1"
 +
!Signal!!F1 VME Slot!!F1 channel!!VETROC channel
 +
|-
 +
| T-1 || 8 || 0 || 112
 +
|-
 +
| T-2 || 8 || 1 || 113
 +
|-
 +
| T-3 || 8 || 2 || 114
 +
|-
 +
| T-4 || 8 || 3 || 115
 +
|-
 +
| C-1 || 8 || 4 || 116
 +
|-
 +
| C-2 || 8 || 5 || 117
 +
|-
 +
| RHRS clock || 8 || 6 || 118
 +
|-
 +
| LHRS clock || 8 || 7 || 119
 +
|-
 +
| L1A_R || 8 || 8 || 120
 +
|-
 +
| L1A || 8 || 9 || 121
 +
|-
 +
| S2L || 8 || 10 || 122
 +
|-
 +
| S2R || 8 || 11 || 123
 +
|-
 +
| S0 or S2 || 8 || 12 || 124
 +
|-
 +
| ADC gate || 8 || 13 || 125
 +
|-
 +
| empty || 8 || 14 || 126
 +
|-
 +
| RF time || 8 || 15 || 127
 +
|-
 +
| S2L-1 || 8 || 16 || 48
 +
|-
 +
| : || : || : || :
 +
|-
 +
| S2L-16 || 8 || 31 || 63
 +
|}
 +
 +
{| border="1"
 +
!Signal!!F1 VME Slot!!F1 channel!!VETROC channel
 +
|-
 +
| GC-01 || 10 || 0 || 96
 +
|-
 +
| : || : || : || :
 +
|-
 +
| GC-10 || 10 || 9 || 105
 +
|-
 +
| GC_SUM || 10 || 10 || 106
 +
|-
 +
| S0A || 10 || 11 || 107
 +
|-
 +
| S0B || 10 || 12 || 108
 +
|-
 +
| S0coin || 10 || 13 || 109
 +
|-
 +
| L1A_R (copy) || 10 || 14 || 110
 +
|-
 +
| S2coin || 10 || 15 || 111
 +
|-
 +
| S2R-1 || 10 || 16 || 32
 +
|-
 +
| : || : || : || :
 +
|-
 +
| S2R-16 || 10 || 31 || 47
 +
|}
 +
 +
=== Left HRS ===
 +
 +
{| border="1"
 +
!Signal!!F1 VME Slot!!F1 channel
 +
|-
 +
| S2L-1 || 16 || 0
 +
|-
 +
| : || : || :
 +
|-
 +
| S2L-16 || 16 || 15
 +
|-
 +
| CER-1 || 16 || 16
 +
|-
 +
| : || : || :
 +
|-
 +
| CER-10 || 16 || 25
 +
|-
 +
| GC SUM || 16 || 26
 +
|-
 +
| S0A || 16 || 27
 +
|-
 +
| S0B || 16 || 28
 +
|-
 +
| S0coin || 16 || 29
 +
|-
 +
| L1A_Remote  || 16 || 30
 +
|-
 +
| S2 || 16 || 31
 +
|}
 +
 +
{| border="1"
 +
!Signal!!F1 VME Slot!!F1 channel
 +
|-
 +
|-
 +
| T1 || 18 || 0
 +
|-
 +
| T2 || 18 || 1
 +
|-
 +
| T3 || 18 || 2
 +
|-
 +
| MLUrandom || 18 || 3
 +
|-
 +
| (empty) || 18 || 4
 +
|-
 +
| L1A_Remote || 18 || 5
 +
|-
 +
| clock RHRS || 18 || 6
 +
|-
 +
| clock LHRS || 18 || 7
 +
|-
 +
| L1A || 18 || 8
 +
|-
 +
| S0 or S2 LHRS || 18 || 9
 +
|-
 +
| S2 left || 18 || 10
 +
|-
 +
| S2 right || 18 || 11
 +
|-
 +
| S0 or S2 RHRS || 18 || 12
 +
|-
 +
| Adc gate || 18 || 13
 +
|-
 +
| (empty) || 18 || 14
 +
|-
 +
| RF signal || 18 || 15
 +
|-
 +
| S2R-1 || 18 || 16
 +
|-
 +
| : || : || :
 +
|-
 +
| S2R-16 || 18 || 31
 +
|}
 +
  
 
== Single arm mode Fall 2018==
 
== Single arm mode Fall 2018==
Line 84: Line 236:
 
!Signal!!F1 VME Slot!!F1 channel
 
!Signal!!F1 VME Slot!!F1 channel
 
|-
 
|-
−
| S2L-1 || 14 || 0  
+
| S2L-1 || 16 || 0  
 
|-
 
|-
 
| : || : || :
 
| : || : || :
 
|-
 
|-
−
| S2L-16 || 14 || 15  
+
| S2L-16 || 16 || 15  
 
|-
 
|-
−
| CER-1 || 14 || 16  
+
| CER-1 || 16 || 16  
 
|-
 
|-
 
| : || : || :
 
| : || : || :
 
|-
 
|-
−
| CER-10 || 14 || 25  
+
| CER-10 || 16 || 25  
 
|-
 
|-
−
| GC SUM || 14 || 26  
+
| GC SUM || 16 || 26  
 
|-
 
|-
−
| S0A || 14 || 27  
+
| S0A || 16 || 27  
 
|-
 
|-
−
| S0B || 14 || 28  
+
| S0B || 16 || 28  
 
|-
 
|-
−
| S0coin || 14 || 29  
+
| S0coin || 16 || 29  
 
|-
 
|-
−
| L1A || 14 || 30  
+
| L1A || 16 || 30  
 
|-
 
|-
−
| S2 || 14 || 31  
+
| S2 || 16 || 31  
 
|}
 
|}
  
Line 113: Line 265:
 
|-
 
|-
 
|-
 
|-
−
| T1 || 16 || 0  
+
| T1 || 18 || 0  
 
|-
 
|-
−
| T2 || 16 || 1  
+
| T2 || 18 || 1  
 
|-
 
|-
−
| T3 || 16 || 2  
+
| T3 || 18 || 2  
 
|-
 
|-
−
| (nothing) || 16 || 3  
+
| MLUrandom || 18 || 3  
 
|-
 
|-
−
| S0 or S2 RHRS || 16 || 4  
+
| (empty) || 18 || 4  
 
|-
 
|-
−
| L1A_remote || 16 || 5  
+
| L1A_remote || 18 || 5  
 
|-
 
|-
−
| clock RHRS || 16 || 6  
+
| clock RHRS || 18 || 6  
 
|-
 
|-
−
| clock LHRS || 16 || 7  
+
| clock LHRS || 18 || 7  
 
|-
 
|-
−
| Shower Sum || 16 || 8  
+
| L1A || 18 || 8  
 
|-
 
|-
−
| S0 or S2 LHRS || 16 || 9  
+
| S0 or S2 LHRS || 18 || 9  
 
|-
 
|-
−
| S2 left || 16 || 10  
+
| S2 left || 18 || 10  
 
|-
 
|-
−
| S2 right || 16 || 11  
+
| S2 right || 18 || 11  
 
|-
 
|-
−
| S0 or S2 RHRS || 16 || 12  
+
| S0 or S2 RHRS || 18 || 12  
 
|-
 
|-
−
| all adc gate || 16 || 13  
+
| Adc gate || 18 || 13  
 
|-
 
|-
−
| L1A || 16 || 14  
+
| (empty) || 18 || 14  
 
|-
 
|-
−
| RF signal || 16 || 15  
+
| RF signal || 18 || 15  
 
|-
 
|-
−
| S2R-1 || 16 || 16  
+
| S2R-1 || 18 || 16  
 
|-
 
|-
 
| : || : || :
 
| : || : || :
 
|-
 
|-
−
| S2R-16 || 16 || 31  
+
| S2R-16 || 18 || 31  
 
|}
 
|}
−
 
  
 
== Coincidence mode (e'p) Spring 18==
 
== Coincidence mode (e'p) Spring 18==

Latest revision as of 21:55, 3 November 2018

Channel maps for F1TDCs and VETROC

Coincidence mode (e'p) Fall 18

This are the configuration for (e'K) October 29 - November 21, 2018:

Right HRS

Configuration valid starting from run 111111 (October 30, 2018):

Signal F1 VME Slot F1 channel VETROC channel
T-1 8 0 112
T-2 8 1 113
T-3 8 2 114
T-4 8 3 115
C-1 8 4 116
C-2 8 5 117
RHRS clock 8 6 118
LHRS clock 8 7 119
L1A_R 8 8 120
L1A 8 9 121
S2L 8 10 122
S2R 8 11 123
S0 or S2 8 12 124
ADC gate 8 13 125
empty 8 14 126
RF time 8 15 127
S2L-1 8 16 48
: : : :
S2L-16 8 31 63
Signal F1 VME Slot F1 channel VETROC channel
GC-01 10 0 96
: : : :
GC-10 10 9 105
GC_SUM 10 10 106
S0A 10 11 107
S0B 10 12 108
S0coin 10 13 109
L1A_R (copy) 10 14 110
S2coin 10 15 111
S2R-1 10 16 32
: : : :
S2R-16 10 31 47

Left HRS

Signal F1 VME Slot F1 channel
S2L-1 16 0
: : :
S2L-16 16 15
CER-1 16 16
: : :
CER-10 16 25
GC SUM 16 26
S0A 16 27
S0B 16 28
S0coin 16 29
L1A_Remote 16 30
S2 16 31
Signal F1 VME Slot F1 channel
T1 18 0
T2 18 1
T3 18 2
MLUrandom 18 3
(empty) 18 4
L1A_Remote 18 5
clock RHRS 18 6
clock LHRS 18 7
L1A 18 8
S0 or S2 LHRS 18 9
S2 left 18 10
S2 right 18 11
S0 or S2 RHRS 18 12
Adc gate 18 13
(empty) 18 14
RF signal 18 15
S2R-1 18 16
: : :
S2R-16 18 31


Single arm mode Fall 2018

Right HRS

Configuration valid starting from run 93403 (September 24, 2018):

Signal F1 VME Slot F1 channel VETROC channel
T-1 8 0 112
T-2 8 1 113
T-3 8 2 114
T-4 8 3 115
T-5 8 4 116
T-6 8 5 117
RHRS clock 8 6 118
LHRS clock 8 7 119
L1A_R 8 8 120
L1A 8 9 121
S2L 8 10 122
S2R 8 11 123
S0 or S2 8 12 124
ADC gate 8 13 125
empty 8 14 126
RF time 8 15 127
S2L-1 8 16 48
: : : :
S2L-16 8 31 63
Signal F1 VME Slot F1 channel VETROC channel
GC-01 10 0 96
: : : :
GC-10 10 9 105
GC_SUM 10 10 106
S0A 10 11 107
S0B 10 12 108
S0coin 10 13 109
L1A 10 14 110
S2coin 10 15 111
S2R-1 10 16 32
: : : :
S2R-16 10 31 47

Left HRS

Configuration valid starting from run 3385 (September 23, 2018):

Signal F1 VME Slot F1 channel
S2L-1 16 0
: : :
S2L-16 16 15
CER-1 16 16
: : :
CER-10 16 25
GC SUM 16 26
S0A 16 27
S0B 16 28
S0coin 16 29
L1A 16 30
S2 16 31
Signal F1 VME Slot F1 channel
T1 18 0
T2 18 1
T3 18 2
MLUrandom 18 3
(empty) 18 4
L1A_remote 18 5
clock RHRS 18 6
clock LHRS 18 7
L1A 18 8
S0 or S2 LHRS 18 9
S2 left 18 10
S2 right 18 11
S0 or S2 RHRS 18 12
Adc gate 18 13
(empty) 18 14
RF signal 18 15
S2R-1 18 16
: : :
S2R-16 18 31

Coincidence mode (e'p) Spring 18

This are the configuration for (e'p) April 12 - May 2, 2018:

Right HRS

Configuration valid starting from run 100000 (April 12, 2018):

Signal F1 VME Slot F1 channel VETROC channel
T-1 8 0 112
T-2 8 1 113
T-3 8 2 114
C-1 8 3 115
C-2 8 4 116
C-3 8 5 117
T-4 8 6 118
LHRS clock 8 7 119
L1A_R 8 8 120
RHRS clock 8 9 121
S2L 8 10 122
S2R 8 11 123
S0 or S2 8 12 124
ADC gate 8 13 125
RF time 8 14 126
L1A 8 15 127
S2L-1 8 16 48
: : : :
S2L-16 8 31 63
Signal F1 VME Slot F1 channel VETROC channel
GC-01 10 0 96
: : : :
GC-10 10 9 105
GC_SUM 10 10 106
S0A 10 11 107
S0B 10 12 108
S0coin 10 13 109
L1A 10 14 110
S2coin 10 15 111
S2R-1 10 16 32
: : : :
S2R-16 10 31 47

Left HRS

Configuration valid starting from run 100000 (April 12, 2018):

Signal F1 VME Slot F1 channel
S2L-1 14 0
: : :
S2L-16 14 15
CER-1 14 16
: : :
CER-10 14 25
GC SUM 14 26
S0A 14 27
S0B 14 28
S0coin 14 29
L1A_R 14 30
S2 14 31
Signal F1 VME Slot F1 channel
T1 16 0
T2 16 1
T3 16 2
MLU pulser 16 3
Fake coinc 16 4
L1A_remote 16 5
clock RHRS 16 6
clock LHRS 16 7
Shower Sum 16 8
S0 or S2 LHRS 16 9
S2 left 16 10
S2 right 16 11
S0 or S2 RHRS 16 12
adc gate 16 13
L1A 16 14
RF signal 16 15
S2R-1 16 16
: : :
S2R-16 16 31


Single arm mode Spring 2018

Right HRS

Configuration valid starting from run 90465 (December 5, 2017):

Signal F1 VME Slot F1 channel VETROC channel
T-1 8 0 112
T-2 8 1 113
T-3 8 2 114
T-4 8 3 115
T-5 8 4 116
T-6 8 5 117
RHRS clock 8 6 118
LHRS clock 8 7 119
L1A_R 8 8 120
RHRS clock 8 9 121
S2L 8 10 122
S2R 8 11 123
S0 or S2 8 12 124
ADC gate 8 13 125
RF time 8 14 126
L1A 8 15 127
S2L-1 8 16 48
: : : :
S2L-16 8 31 63
Signal F1 VME Slot F1 channel VETROC channel
GC-01 10 0 96
: : : :
GC-10 10 9 105
GC_SUM 10 10 106
S0A 10 11 107
S0B 10 12 108
S0coin 10 13 109
L1A 10 14 110
S2coin 10 15 111
S2R-1 10 16 32
: : : :
S2R-16 10 31 47

Left HRS

Configuration valid starting from run 675 (December 5, 2017):

Signal F1 VME Slot F1 channel
S2L-1 14 0
: : :
S2L-16 14 15
CER-1 14 16
: : :
CER-10 14 25
GC SUM 14 26
S0A 14 27
S0B 14 28
S0coin 14 29
L1A 14 30
S2 14 31
Signal F1 VME Slot F1 channel
T1 16 0
T2 16 1
T3 16 2
(nothing) 16 3
S0 or S2 RHRS 16 4
L1A_remote 16 5
clock RHRS 16 6
clock LHRS 16 7
Shower Sum 16 8
S0 or S2 LHRS 16 9
S2 left 16 10
S2 right 16 11
S0 or S2 RHRS 16 12
all adc gate 16 13
L1A 16 14
RF signal 16 15
S2R-1 16 16
: : :
S2R-16 16 31
Retrieved from "https://wiki.jlab.org/tegwiki/index.php?title=Tritium_DAQ_page_F1VETROCmap&oldid=3240"