Difference between revisions of "Tritium DAQ page VME crate config"

From Tritium Experiments Group
Jump to navigation Jump to search
(Undo revision 3363 by Hauenst (talk))
Line 24: Line 24:
 
|'''islot '''        || -      ||  0  ||  1  ||  2          ||  3      ||  4  ||  5  ||  6  || 7 || -       
 
|'''islot '''        || -      ||  0  ||  1  ||  2          ||  3      ||  4  ||  5  ||  6  || 7 || -       
 
|-  
 
|-  
−
|'''Input Signals''' || -      || S2L  || S2R  ||S0,GC||-||  -  || - || -  || BPM Raster || -
+
|'''Input Signals''' || -      || S2L  || S2R  ||S0,GC||BPM Raster||  -  || - || -  || - || -
 
|-
 
|-
−
|'''Module info'''  || -    || ACDI-748  ||    ACDI-783 ||      ACDI-823 ||      ACDI-817 ||  ACDI-812  ||  ACDI-814 ||    ACDI-820 || ACDI-794 || -
+
|'''Module info'''  || -    || ACDI-748  ||    ACDI-783 ||      ACDI-794 ||      ACDI-817 ||  ACDI-812  ||  ACDI-814 ||    ACDI-820 || ACDI-823 || -
 
|}
 
|}
 +
 +
  
 
=Configuration from Aug 01 2018 till End of Tritium =
 
=Configuration from Aug 01 2018 till End of Tritium =

Revision as of 15:45, 30 November 2018

Configuration After Tritium

Note: This is only here temporarily and should be copied to APEX wiki soon.

Left HRS (VXS crate 31)

Right HRS (VME crate 20)

slot # 1 2 3 4 5 6 7 8 9 10 11
Module CPU TI - MLU VETROC F1SD Blank F1 Blank F1 SD 8th Expansion
islot - - - - - - - - - - -
Input Signals - - - - - - - - - - -
Module info intelha3 - - v1495 - - - - - - -
slot # 12 13 14 15 16 17 18 19 20 21
Module FADC SD FADC FADC FADC FADC FADC FADC FADC FADC ECL FanOut
islot - 0 1 2 3 4 5 6 7 -
Input Signals - S2L S2R S0,GC BPM Raster - - - - -
Module info - ACDI-748 ACDI-783 ACDI-794 ACDI-817 ACDI-812 ACDI-814 ACDI-820 ACDI-823 -


Configuration from Aug 01 2018 till End of Tritium

Left HRS (VME crate 31)

slot # 1 2 3 4 5 6 7 8 9 10 11 12
Module CPU TI SD 8th Expansion SD Board FADC FADC FADC FADC FADC FADC FADC FADC
islot - - - - 0 1 2 3 4 5 6 7
Input Signals - - - - Cer, S0 S2L S2R BPM, Raster, PRL1-16,33, PRL2-16,33 PRL1 0-15 PLR1 17-32 PRL2 0-15 PRL2 17-32
Module info halladaq8 - - - - - - - - - - -
slot # 13 14 15 16 17 18 19 20 21
Module Blank F1 SD Blank F1 TDC Blank F1 TDC Blank ECL FanOut MLU
Module info - - - - - - - - v1495
Input Signals - - - S2L&Cer&S0 - Trig & S2R - - -


Right HRS (VME crate 20)

slot # 1 2 3 4 5 6 7 8 9 10 11
Module CPU TI - MLU VETROC F1SD Blank F1 Blank F1 Blank
islot - - - - - - - - - - -
Input Signals - - - - - - - - - - -
Module info intelha3 - - v1495 - - - - - - -
slot # 12 13 14 15 16 17 18 19 20 21
Module FADC SD FADC FADC FADC FADC FADC FADC FADC - ECL FanOut
islot - 0 1 2 3 4 5 6 - -
Input Signals - S2L S2R S0,GC,A2 24-25 BPM Raster A2 A1/A2 A1 - -
Module info - ACDI-748 ACDI-783 ACDI-794 ACDI-817 ACDI-812 ACDI-814 ACDI-820 - -



Configuration prior July 17 2018

Left HRS (VME crate 31)

slot # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
Module CPU Empty TI Empty SD Board FADC FADC FADC FADC FADC Empty F1 SD Blank F1 TDC Blank F1 TDC Blank MLU ECL FanOut Flex-IO Blank
Module info intelha3 - switched to halladaq8 in March - - - - ACDI 762 ACDI 786 ACDI 201 ACDI 420 ACDI 809 - - - - - - - 1495 - - -
Input Signals - - - - - S2L S2R Cer&S0&Ref. Raster ? - - S2L&Cer&S0 - Trig & S2R - - - - -
Retrieved from "https://wiki.jlab.org/tegwiki/index.php?title=Tritium_DAQ_page_VME_crate_config&oldid=3364"