EJFAT Group Meeting Jun 27, 2024
Jump to navigation
Jump to search
The meeting time is 11:00am Eastern/USA.
Connection Info:
You can connect using [ https://jlab-org.zoomgov.com/j/1611828967?pwd=UVVCS0pUVW5FMlphT0lRQXdoQ0o4Zz09&from=addon ZoomGov Video conferencing (ID: 161 012 5238)]. (Click "Expand" to the right for details -->):
Meeting URL https://jlab-org.zoomgov.com/j/1611828967 Meeting ID 161 182 8967 Passcode 570041 Want to dial in from a phone? Dial one of the following numbers: US: +1 669 254 5252 or +1 646 828 7666 or +1 551 285 1373 or +1 669 216 1590 or 833 568 8864 (Toll Free) Enter the meeting ID and passcode followed by # Connecting from a room system? Dial: bjn.vc or 199.48.152.152 and enter your meeting ID & passcode
Agenda:
- Previous meeting
- Announcements:
- System Status: All JLab LBs down
- Lack Configuration Mngmnt Matrix
- SmartNic repos lack version matching with CP repo
- Uncertainty about existence of F/W artifacts that should be deployed
- NERSC Test Development:
- Data Source:
- JLAB, CLAS12, pre-triggered events - 1 channel
- Data Sink:
- Perlmutter
- ERSAP
- Test Plans - JLab, ESnet, NERSC:
- 100 Gbps / 25 - 40 Node Test
- Data Source:
- ORNL/ESnet/JLab IRI Testbed (similar to NERSC) - Ross Miller <rgmiller@ornl.gov> project code CSC 266
- Waiting on ORNL Internal Network Security
- Successfully deployed reconstruction container stack on 4 Defiant Cluster nodes
- Planning for new scale test with NERSC + ORNL + JLab back ends
- ALS
- Socializing Experiment Agenda b/n Beamline/DAQ and Compute for MVP
- Hoping for First Runs Summer 2024
- JLab FEG/SRO - will use interim UDP solution for event sync - heats up in July (?)
- ACAT 2024 Paper Author Guidelines
- E2SAR
- EJFAT Phase II
- Need long term solution for CP/Source event sync
- Implementation details in the DAOS gateway.
- Need to spec DAOS Use Cases ?
- Intel standing up special slack channel to discuss DAOS
- Connection Strategy to DAOS
- When to keep track of how the FPGA would DMA event data cells in the future if it was a SmartNIC card. ( Cissie )
- CP capable of multi FPGA and multi virtual DP
- Progress of FPGA architecture ( Peter and Jonathan )
- Progress on software development for NVIDIA Bluefield2 DPU data steering from NIC to GPU memory ( Amitoj/Cissie )
- Resources:
- AOT